

FIG. 1




FIG. 2




FIG. 3




FIG. 4

Copyright © 2000 by Intel Corporation. All rights reserved. This document is the property of Intel Corporation. It contains confidential information and is not to be distributed outside Intel Corporation without prior written permission.

TRANSPORT STREAM A (D2A)

1	2	3	5	4	1	6	3	5	1	2	4	6
---	---	---	---	---	---	---	---	---	---	---	---	---

PID=1: VIDEO FOR CH1 PID=11: VIDEO FOR CH4
 2: AUDIO FOR CH1 12: AUDIO FOR CH4
 3: VIDEO FOR CH2 13: VIDEO FOR CH5
 4: AUDIO FOR CH2 14: AUDIO FOR CH5
 5: VIDEO FOR CH3 15: VIDEO FOR CH6
 6: AUDIO FOR CH3 16: AUDIO FOR CH6

TRANSPORT STREAM B (D2B)

11	12	13	15	14	11	16	13	15	11	12	14	16
----	----	----	----	----	----	----	----	----	----	----	----	----




FIG. 5





FIG. 6

FIG. 7 is a block diagram of a system for providing a transport stream to a receiver. The system includes a source 100 and a receiver 200. The source 100 includes a transport stream generator 110 and a multiplexer 120. The transport stream generator 110 receives input from a video source 102 and an audio source 104. The multiplexer 120 receives input from the transport stream generator 110 and a program information table (PIT) 106. The receiver 200 includes a demultiplexer 210 and a video/audio processor 220. The demultiplexer 210 receives the transport stream from the source 100 and outputs video and audio signals to the video/audio processor 220. The video/audio processor 220 outputs video and audio signals to a display 202 and a speaker 204, respectively.

TRANSPORT STREAM A (D2A)



PID=1: VIDEO FOR CH1
 2: AUDIO FOR CH1
 3: VIDEO FOR CH2
 4: AUDIO FOR CH2
 5: VIDEO FOR CH3
 6: AUDIO FOR CH3




FIG. 7

